


High Efficiency 2.0A Boost DC/DC Converter

General Description

The LP6236 is a 1MHz PWM boost switching regulator designed for constant-voltage boost applications. The LP6236 output voltage up to 9V. The LP6236 implements a constant frequency 1MHz PWM control scheme. The high frequency PWM operation also saves board space by reducing external component sizes. The LP6236 features automatic shifting to pulse frequency modulation mode at light loads. Highly integration and internal compensation network minimizes as 6 external component counts. Optimized operation frequency can meet the requirement of small LC filters value and low operation current with high efficiency.

The LP6236 includes under-voltage lockout, current limiting, and thermal overload protection to prevent damage in the event of an output overload. The LP6236 is available in a small SOT23-6/DFN-6 package.

Order Information




Applications

- ✧ Battery products
- ✧ Host Products
- ✧ Panel

Features

- ◆ Up to 94% efficiency
- ◆ Shut-down current:<1uA
- ◆ Output voltage Up to 9V
- ◆ Internal Compensation, Soft-start
- ◆ 1MHz fixed frequency switching
- ◆ High switch on current:2.0A
- ◆ Available in SOT23-6/ TDFN-6 Package

Typical Application Circuit





Marking Information


Device	Marking	Package	Shipping
LP6236B6F	LPS 5XYWX	SOT23-6	3K/REEL
LP6236QVF	LPS 5XYWX	DFN-6	4K/REEL

Marking indication:
Y:Production year W:Production period X:Production batch

Functional Pin Description

Package Type		Pin Configurations	
SOT23-6 / TDFN-6		 <p>SOT23-6</p>	 <p>TDFN-6</p>
Pin		Name	Description
SOT23-6	TDFN-6		
1	6	SW	switching pin.
2	1	GND	Ground.
3	4	FB	Regulation Feedback Input. Connect to an external resistive voltage divider from the output to FB to set the output voltage.
4	3	EN	Regulator ON/OFF Control Input. A logic high input($V_{EN} > 1.4V$) turns on the regulator. A logic low input($V_{EN} < 0.4V$) puts the LP6236 into low current shutdown mode.
5	2	VIN	Power Supply pin.
6	5	NC	No Connection.

Function Diagram



Absolute Maximum Ratings ^{Note 1}

◇ Input Voltage to GND	-----	6.5V
◇ SW Voltage to GND	-----	12V
◇ Other pin Voltage to GND	-----	6.5V
◇ Maximum Junction Temperature	-----	150°C
◇ Operating Ambient Temperature Range (T _A)	-----	-40°C to 85°C
◇ Maximum Soldering Temperature (at leads, 10 sec)	-----	260°C
◇ Storage Temperature Range	-----	-60°C to 125°C

Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Information

◇ Maximum Power Dissipation (SOT23-6, PD, T _A =25°C)	-----	0.45W
◇ Thermal Resistance (SOT23-6, J _A)	-----	250°C/W
◇ Maximum Power Dissipation (TDFN-6, PD, T _A =25°C)	-----	0.8W
◇ Thermal Resistance (TDFN-6, J _A)	-----	150°C/W

ESD Susceptibility


◇ HBM(Human Body Mode)	-----	2KV
◇ MM(Machine Mode)	-----	200V




Electrical Characteristics

($V_{IN}=3.3V$, $V_{OUT}=5V$, $C_{IN}=10\mu F$, $C_{OUT}=10\mu F$, $L=4.7\mu H$, $R_1=220K$, $R_2=30K$)



Parameter	Conditions	Min	Typ	Max	Units
Supply Voltage		2.5		6	V
Output Voltage Range		2.5		9	V
Supply Current(Shutdown)	$V_{EN}=0V$		0.5	1	μA
Supply Current	$V_{EN}=HIGH, V_{FB}=0.7V$		190		μA
Feedback Voltage		0.588	0.6	0.612	mV
Feedback Input Current			50		nA
Switching Frequency			1		MHz
Maximum Duty Cycle		80	90	95	%
EN Input Low Voltage				0.4	V
EN Input High Voltage		1.4			V
MOSFET On Resistance			220		m Ω
MOSFET Current			2		A
OTP			150		$^{\circ}C$
OTP Hysteresis			20		$^{\circ}C$




Typical Operating Characteristics



Start up Waveform CH₁=V_{EN}, CH₂=V_{OUT}



CH₁= Δ V_{OUT}, CH₂=V_{SW} @ V_{IN}=3.7V, V_{OUT}=5V, I_{OUT}=1mA



CH₁= Δ V_{OUT}, CH₂=V_{SW} @ V_{IN}=3.7V, V_{OUT}=5V, I_{OUT}=500mA

Operation Information

The LP6236 uses a fixed frequency, peak current mode boost regulator architecture to regulate voltage at the feedback pin. At the start of each oscillator cycle the MOSFET is turned on through the control circuitry. To prevent sub-harmonic oscillations at duty cycles greater than 50 percent, a stabilizing ramp is added to the output of the current sense amplifier and the result is fed into the negative input of the PWM comparator. When this voltage equals the output voltage of the error amplifier the power MOSFET is turned off. The voltage at the output of the error amplifier is an amplified version of the difference between the 0.6V bandgap reference voltage and the feedback voltage. In this way the peak current level keeps the output in regulation. If the feedback voltage starts to drop, the output of the error amplifier increases. These results in more current to flow through the power MOSFET, thus increasing the power delivered to the output. The LP6236 has internal soft start to limit the amount of input current at startup and to also limit the amount of overshoot on the output.

Setting the Output Voltage

Set the output voltage by selecting the resistive voltage divider ratio. The voltage divider drops the output voltage to the 0.6V feedback voltage. Determine the high-side resistor R_1 by the equation:

$$V_{OUT} = (R_1 / R_2 + 1) \times V_{FB}$$

Current Limitation

The internal power-MOS switch current is monitored cycle-by-cycle and is limited to the value not exceed 2.0A(Typ.). When the switch current reaches the limited value, the internal power-MOS is turned off immediately until the next cycle. Keep traces at this pin as short as possible. Do not put capacitance at this pin.

Inductor Selection

For a better efficiency in high switching frequency converter, the inductor selection has to use a proper core material such as ferrite core to reduce the core loss and choose low ESR wire to reduce copper loss. The most important point is to prevent the core saturated when handling the maximum peak current. Using a shielded inductor can minimize radiated noise in sensitive applications. The maximum peak inductor current is the maximum input current plus the half of inductor ripple current. The calculated peak current has to be smaller than the current limitation in the electrical characteristics. A typical setting of the inductor ripple current is 20% to 40% of the maximum input current. If the selection is 40%, the maximum peak inductor current is

$$\begin{aligned} I_{PEAK} &= I_{IN(MAX)} + \frac{1}{2} I_{RIPPLE} = 1.2 \times I_{IN(MAX)} \\ &= 1.2 \times \left[\frac{I_{OUT(MAX)} \times V_{OUT}}{\eta \times V_{IN(MIN)}} \right] \end{aligned}$$

The minimum inductance value is derived from the following equation :

$$L = \frac{\eta \times V_{IN(MIN)}^2 \times [V_{OUT} - V_{IN(MIN)}]}{0.4 \times I_{OUT(MAX)} \times V_{OUT}^2 \times f_{OSC}}$$

Depending on the application, the recommended inductor value is between 2.2μH to 10μH.

Diode Selection

To achieve high efficiency, Schottky diode is good choice for low forward drop voltage and fast switching time. The output diode rating should be able to handle the maximum output voltage, average power dissipation and the pulsating diode peak current.

Input Capacitor Selection

For better input bypassing, low-ESR ceramic capacitors are recommended for performance. A 10 μ F input capacitor is sufficient for most applications. For a lower output power requirement application, this value can be decreased.



Low Power Semi
微源半导体

Output Capacitor Selection

For lower output voltage ripple, low-ESR ceramic capacitors are recommended. The tantalum capacitors can be used as well, but the ESR is bigger than ceramic capacitor. The output voltage ripple consists of two components: one is the pulsating output ripple current flows through the ESR, and the other is the capacitive ripple caused by charging and discharging.


$$\begin{aligned} V_{\text{RIPPLE}} &= V_{\text{RIPPLE_ESR}} + V_{\text{RIPPLE_C}} \\ &\cong I_{\text{PEAK}} \times R_{\text{ESR}} + \frac{I_{\text{PEAK}}}{C_{\text{OUT}}} \left(\frac{V_{\text{OUT}} - V_{\text{IN}}}{V_{\text{OUT}} \times f_{\text{OSC}}} \right) \end{aligned}$$

Layout Guideline


For high frequency switching power supplies, the PCB layout is important step in system application design. In order to let IC achieve good regulation, high efficiency and stability, it is strongly recommended the power components should be placed as close as possible. The set traces should be wide and short. The feedback pin and then works of feedback and compensation should keep away from the power loops, and be shielded with a ground trace or plane to prevent noise coupling.

Packaging Information


TDFN-6



TOP VIEW



BOTTOM VIEW




SIDE VIEW

Recommended Land Pattern

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.22	0.30	0.35
c	0.18	0.20	0.25
D	1.90	2.00	2.10
D1	1.00	1.23	1.70
E	1.90	2.00	2.10
E1	0.50	0.70	1.10
e	0.65 BSC		
L1	0.20	0.30	0.40
f	0.20	-	-

SOT23-6



Recommended Land Pattern

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.889	1.100	1.295
A1	0.000	0.050	0.152
B	1.397	1.600	1.803
b	0.28	0.35	0.559
C	2.591	2.800	3.000
D	2.692	2.920	3.120
e	0.95BSC		
H	0.080	0.152	0.254
L	0.300	0.450	0.610