800mA Single Chip Li-Ion and Li-Polymer Charger with NTC and High input withstand voltage

General Description

LP4040 is a complete constant-current/ constant voltage linear charger for single cell lithium-ion battery. No external sense resistor is needed, and no blocking diode is required due to the internal MOSFET architecture. Thermal feedback regulates the charge current to limit the die temperature during high power operation or high ambient temperature. The charge voltage is fixed at 4.2V, and the charge current can be programmed externally with a single resistor.


LowPowerSemi 微源半導體

The LP4040 automatically terminates the charge cycle when the charge current drops below the programmed termination threshold after the final float voltage is reached.

When the input supply is removed, the device automatically enters a low current state, dropping the battery drain current to less than 1µA.

Other features include charge current monitor, under voltage lockout, automatic recharge, status pins to indicate charging state and the presence of an input voltage and an NTC thermistor input used to monitor battery temperature.

Order Information



Features

- Input Voltage up to 30V
- Battery Maximum Voltage up to 17V
- Input Over Voltage Protection : 6V
- NTC Thermistor Input for Temperature Qualified Charging

LP4040

- Short-circuit Protection
- Programmable Charge Current up to 800mA
- Less Than 1µA Battery Reverse Current
- Protection of Reverse Connection of Battery
- No MOSFET, Sense Resistor or Blocking Diode Required
- Constant-Current / Constant-Voltage Operation with Thermal Regulation to Maximize Charge Rate Without Risk of Overheating
- TDFN-10L Package
- RoHS Compliant and 100% Lead (Pb)-Free

Applications


- ♦ Portable Media Players/Game
- ♦ Power Bank
- ♦ Bluetooth Applications
- ♦ PDA/MID

Marking Information

Device	Marking	Package	Shipping		
LP4040QVF	LPS	TDFN-10	4K/REEL		
	LP4040				
	YWX				
Marking indication:					
Y:Production year W:Production week X:Series Number					



Functional Pin Description




Pin Description


Pin No.	Name	Description		
1	IN 🧹	IN is the input power source. Connect to a wall adapter.		
2	ISET	Charge Current Program. The charge current is programmed by connecting a 1% resistor (R _{SET}) to ground. $I_{BAT} = \frac{1750 \times V_{ISET}}{R_{SET}}$		
3	GND 📃	GND is the connection to system ground.		
4	IBF	Charge Termination Program. The charge termination current threshold current is programmed by connecting a 1% resistor (R_{IBF}) to ground.		
5	PG	Open-Drain Status Output. Low indicates the input voltage is above UVLO and the BAT voltage.		
6,7	NC	No Connection.		
8	CHRG	Open-Drain Status Output. When the battery is charging, the CHRG pin is pulled low by an internal N-MOS. When the charge cycle is completed, the pin could be pulled High by an external pull high resistor.		
9	NTC	Negative Thermal Coefficient (NTC) Thermistor Pin.		
10	BAT	BAT is the connection to the battery. Typically a 10µF Tantalum capacitor is needed for stability when there is no battery attached. When a battery is attached, only a 1uF ceramic capacitor is required.		
11(PAD)	GND	GND is the connection to system ground.		



Typical Application Circuit



Functional Block Diagram





Absolute Maximum Ratings Note 1

\diamond	IN to GND	0.3V to 30V
\diamond	BAT to GND	5V to 17V
\diamond	Other Pin to GND	0.3V to 6.5V
\diamond	Maximum Junction Temperature (T _J)	125℃
\diamond	Maximum Soldering Temperature (at leads, 10 sec)	260°C
\diamond	Storage Temperature	55°C to 150°C

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Information

\diamond	Thermal Resistance (θ_{JA})		76°C/W
------------	--------------------------------------	--	--------

ESD Susceptibility

\diamond	HBM(Human Body Model)	2KV
\diamond	MM(Machine Model)	200V

LowPowerSemi 微源半導體

T P Ser

LP4040-00 May.-2020 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 4 of 8



Electrical Characteristics

(T_A=25°C, V_{IN} = 5V, unless otherwise noted.)

Symbol	Parameter	Condition	Min	Тур.	Max	Units
VIN	Input Voltage		4.5	5	5.8	V
		charge mode		220		uA
lin	Input Supply Current	Standby Mode		215		uA
		Shutdown Mode		240		uA
V _{UV}	Input Under Voltage Lockout Threshold	V _{IN} Rising		4.4		V
VUV_HYS	Input Under Voltage Lockout Hysteresis			100		mV
Vovp	Input Over Voltage Protection Threshold	V _{IN} Rising		6		V
VOVP_HYS	Input Over Voltage Protection Hysteresis			30		mV
		R _{SET} =3.5KΩ, Current Mode	450	500	550	mA
Іват	BAT Pin Current	R _{SET} =17.5KΩ, Current Mode	90	100	110	mA
		V _{BAT} =4.2V V _{IN} =float or 0V		0.1		uA
VFLOAT	Regulated Output (Float) Voltage	I _{BAT} =40mA	4.158	4.2	4.242	V
V _{ASD}	VIN - VBAT Lockout Threshold Voltage			120		mV
I _{trikl}	Trickle Charge Current	V _{BAT} <v<sub>TRIKL, Rset=10KΩ</v<sub>	12.200	20		%І _{ват}
VTRIKL	Trickle Charge Threshold Voltage	V _{BAT} Rising	드셜	2.6		V
$V_{\text{TRIL}_\text{HYS}}$	Trickle Charge Hysteresis Voltage			100		mV
VISET	ISET Pin Voltage	R _{SET} =10KΩ, Current Mode		1		V
I _{NTC}	NTC bias current			41.5		uA
VNTC_0	Low temperature pending voltage threshold			1.12		V
VNTC_10	Half charging current mode voltage threshold			0.75		V
VNTC_60	High temperature disable voltage threshold			0.17		V
VNTC-DIS	NTC function disable voltage threshold			4.45		V
Istat	Status Pins (CHRG/PG) Weak Pull-Down Current	V _{STAT} =5V			5	uA
Vstat	Status Pins (CHRG/PG) Output Low Voltage	Istat =5mA			0.5	V
ΔV_{RECHRG}	Recharge Battery Threshold Voltage	VFLOAT-VRECHRG		150		mV
TLIM	Junction Temperature in Constant Temperature Mode			125		°C





Application Information

The LP4040 has built-in input voltage surge protection as high as 30V. The charger IC will be automatically disabled when the input voltage is lower than 4.4V or higher than 6V. The open-drain PG Pin is used to indicate an input power good condition ($4.4V < V_{IN} < 6V$). If the input voltage is lower than the battery voltage, the IC is also disabled to prevent the battery from draining.

A charge cycle begins when the voltage at the VIN pin rises above the UVLO threshold level, when a battery is connected to the charger output. If the BAT pin is less than 2.6V, the charger enters trickle charge mode. In this mode, the LP4040 supplies approximately 1/10 the ISET programmed charge current to bring the battery voltage up to a safe level for full current charging. When the BAT pin voltage rises above 2.6V. the charger enters constant-current mode(CC), where the ISET programmed charge current is supplied to the battery. When the BAT pin approaches the final float voltage, the LP4040 enters constant-voltage mode(CV) and the charge current begins to decrease, and the battery full indication is set when the charge current in the CV mode is reduced to the programmed full battery current.

Charge Current Program

The charge current (I_{BAT}) is set by a resistor (R_{SET}) connecting from the ISET pin to GND. The relationship of the charge current and the programming resistance is established by the following equations.

$$I_{BAT} = \frac{1750 \times V_{ISET}}{R_{SET}}$$

Where VISET is 1V

Termination Charge Current Program

The battery charge Termination current threshold (I_{BF}) is programmed by connecting a resistor R_{IBF} from the IBF pin to GND:

$$I_{BF} = \frac{R_{SET} \times I_{BAT}}{R_{IBF}}$$

Charge Status Indicator (CHRG/PG)

After application of a 5V source, the input voltage rises above the V_{UV} and sleep thresholds $(V_{IN}>V_{BAT}+V_{ASD})$, but is less than OVP $(V_{IN}<V_{OVP})$, then the PG turns on and provides a low impedance path to ground. CHRG/FULL has two different states: strong pull-down (~5mA) and high impedance. The strong pull-down state indicates that the LP4040 is in a charge cycle. When the charger is entered CV mode and once the charge current has reduced to the battery full charge current threshold (I_{BF}), the CHRG pin will become high impedance and the FULL pin will become strong pull-down.


Function	CHRG
Charging	Low
Charge finished	Hi-z

Function	PG
V _{IN} <v<sub>UV</v<sub>	Hi-z
V _{UV} <v<sub>IN<v<sub>OVP</v<sub></v<sub>	Low
V _{OVP} <v<sub>IN</v<sub>	Hi-z

Battery Temperature Detection

The NTC function for the LP4040 is designed to follow the new JEITA temperature standard for Li-Ion. There are now three thresholds, 60°C, 10°C, and 0°C. Normal operation occurs between 10°C and 60°C. If between 0°C and 10°C the charge current level is cut in half. Above 60°C or below 0°C the charge is disabled.

LowPowerSemi 微源半導體



The NTC feature is implemented using an internal 47μ A current source to bias the thermistor connected from the NTC terminal to GND(designed for use with a 10K Ω NTC β =3370 [SEMITEC 103AT-2 or Mitsubishi TH05-3H103F]). If NTC feature is not needed, a fixed 10k Ω can be placed between NTC and GND to allow normal operation. Since the NTC current is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10K Ω NTC (at 25 °C).

Automatic Recharge

Once the charge cycle is terminated, the LP4040 continuously monitors the voltage on the BAT pin. A charge cycle restarts when the battery voltage falls below 4.05V (which corresponds to approximately 80% to 90% battery capacity). This ensures that the battery is kept at or near a fully charged condition and eliminates the need for periodic charge cycle initiations.

Thermal Limit

An internal thermal feedback loop reduces the charge current if the die temperature attempts to rise above a preset value of approximately 125°C. This feature protects the LP4040 from excessive temperature and allows the user to push the limits of the power handling capability of a given circuit board without risk of damaging the LP4040. The charge current can be set according to typical (not worst-case) ambient temperature with the assurance that the charger will automatically reduce the current in worst-case conditions.

Power Dissipation

The conditions that cause the LP4040 to reduce charge current through thermal feedback can be approximated by considering the power dissipated in the IC. Nearly all of this power dissipation is generated by the internal MOSFET calculated to be approximately:


 $P_{\rm D} = (V_{\rm IN} - V_{\rm BAT}) \times I_{\rm BAT}$


Where P_D is the power dissipated, V_{IN} is the input supply voltage, V_{BAT} is the battery voltage and I_{BAT} is the charge current. The approximate ambient temperature at which the thermal feedback begins to protect the IC is:

$$T_{\rm A} = 125^{\circ}{\rm C} - {\rm P}_{\rm D} \times \theta_{\rm JA}$$



Package Information





<u>DETAIL A</u> Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions in millimeters		Dimensions in inches	
Symbol	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.150	0.250	0.006	0.010
b	0.150	0.250	0.006	0.010
D	1.900	2.100	0.075	0.083
D2	1.300	1.500	0.051	0.059
E	1.900	2.100	0.075	0.083
E2	0.800	1.000	0.031	0.039
е	0.400		0.016	
L	0.250	0.350	0.010	0.014