

## 200mA, Ultra-low Noise LDO Regulator

### General Description

The LP3993B is designed for portable applications with demanding performance and space requirements. The LP3993B performance is optimized for high voltage systems to deliver ultralow noise and low quiescent current. Regulator ground current increases only slightly in dropout, further prolonging the input system life. The LP3993B also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The other features include ultralow dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio.

### Order Information

LP3993B	□ □	□ □	□
	F: Pb-Free		
	Package Type		
	X3: SOT89-3		
	Output Type		
	28: 2.8V		
	30: 3.0V		
	33: 3.3V		
	36: 3.6V		
	50: 5.0V		


### Features

- ◆ Ultra-Low-Noise for RF Application
- ◆ Input Voltage up to 28V
- ◆ Low Dropout : 300mV @ 100mA
- ◆ Output Current 200mA
- ◆ Ultra-Fast Response in Line/Load Transient
- ◆ Current Limiting and Thermal Shutdown Protection


### Applications

- ◇ PMP/PDA/MP3 players
- ◇ Cellular and Mobile phone
- ◇ RF Module
- ◇ Sensor Module

### Typical Application Circuit



## Functional Pin Description

Package Type	Pin Configurations
SOT89-3	

## Pin Description

Pin	Name	Description
1	OUT	Output Pin.
2/4	GND	Ground.
3	IN	Power Input Pin


## Marking Information

Device	Marking	Package	Shipping	Device	Marking	Package	Shipping
LP3993B-28X3F	LPS 3993B 28YW	SOT89-3	1K/REEL	LP3993B-33X3F	LPS 3993B 33YW	SOT89-3	1K/REEL
LP3993B-30X3F	LPS 3993B 30YW	SOT89-3	1K/REEL	LP3993B-36X3F	LPS 3993B 36YWX	SOT89-3	1K/REEL
LP3993B-50X3F	LPS 3993B 50YW	SOT89-3	1K/REEL				

Marking indication:

Y:Production year W:Production week X: Series Number

## Function Diagram



## Absolute Maximum Ratings

- ◇ Supply Input Voltage ----- -0.3V to 32V
- ◇ Other pin to GND ----- -0.3V to 8V
- ◇ Maximum Junction Temperature ----- 150°C
- ◇ Maximum Soldering Temperature (at leads, 10 sec) ----- 260°C
- ◇ Operating Junction Temperature Range (T<sub>J</sub>) ----- -40°C to 150°C
- ◇ Storage Temperature ----- -60°C to 125°C

Power Dissipation, PD @ TA = 25°C

- ◇ SOT89-3 ----- 700mW
- Package Thermal Resistance
- ◇ SOT89-3, θ<sub>JA</sub> ----- 165°C/W
- ESD Susceptibility
- ◇ HBM (Human Body Mode) ----- 2kV
- ◇ MM(Machine-Mode) ----- 200V

## Recommended Operating Conditions

- ◇ Supply Input Voltage ----- V<sub>OUT</sub>+1V to 28V

## Electrical Characteristics

( $C_{IN} = 10\mu F$ ,  $C_{OUT} = 10\mu F$ ,  $V_{IN} = V_{OUT} + 1V$ ,  $T_a = 25^\circ C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ.	Max	Units
Output Voltage Accuracy	$\Delta V_{OUT}$	$I_{OUT} = 1mA$	-1	--	+1	%
Output Loading Current	$I_{OUT}$			200		mA
Current Limit	$I_{LIM}$	$V_{OUT} = 0.9 * V_{OUT(nom)}$	250			
Quiescent Current	$I_Q$	No Load	2.5	4.5	6.5	$\mu A$
Dropout Voltage	$V_{DROP}$	$I_{OUT} = 100mA$ , $V_{OUT} = 3.3V$	—	300	500	mV
Linear Regulation	$\frac{\Delta V_{OUT}}{\Delta V_{IN} \times V_{OUT}}$	$V_{IN} = (V_{OUT} + 1V)$ to 12V, $I_{OUT} = 1mA$ .	—	0.2	0.4	%
Load Regulation	$\frac{\Delta V_{OUT}}{V_{OUT}}$	$1mA < I_{OUT} < 150mA$			2	%
Thermal Shutdown Temperature	$T_{SD}$			150		$^\circ C$
Thermal Shutdown Hysteresis	$T_{SD\_HYS}$			25		$^\circ C$



## Applications Information

Like any low-dropout regulator, the external capacitors used with the LP3993B must be carefully selected for regulator stability and performance. Using a capacitor whose value is  $\geq 10\mu\text{F}$  on the LP3993B input. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDO's application. The LP3993B is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least  $10\mu\text{F}$  with ESR is  $> 25\text{m}\Omega$  on the LP3993B output ensures stability. The LP3993B still works well with output capacitor of other types due to the wide stable ESR range. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the  $V_{\text{OUT}}$  pin of the LP3993B and returned to a clean analog ground.

### Thermal Considerations

Thermal protection limits power dissipation in LP3993B. When the operation junction temperature exceeds  $150^\circ\text{C}$ , the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turns on again after the junction temperature cools by  $25^\circ\text{C}$ .

The power dissipation definition in device is:

$$P_D = (V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{OUT}} + V_{\text{IN}} \times I_{\text{Q}}$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction and ambient.

The maximum power dissipation can be calculated by following formula:

$$P_{D(\text{MAX})} = (T_{J(\text{MAX})} - T_A) / \theta_{\text{JA}}$$

Where  $T_{J(\text{MAX})}$  is the maximum operation junction temperature  $125^\circ\text{C}$ ,  $T_A$  is the ambient temperature and the  $\theta_{\text{JA}}$  is the junction to ambient thermal resistance. For recommended operating conditions specification of LP3993B, the junction to ambient thermal resistance ( $\theta_{\text{JA}}$  is layout dependent) for LP3993B showed below.

$$\text{SOT89-3} : 165^\circ\text{C/W}$$


And ,

$$P_D = (125^\circ\text{C} - 25^\circ\text{C}) / 165^\circ\text{C/W} = 600\text{mW (SOT89-3)}$$


The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J(\text{MAX})}$  and thermal resistance  $\theta_{\text{JA}}$ .

## Packaging Information


SOT-89



TOP VIEW



BOTTOM VIEW



SIDE VIEW

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	1.40	1.50	1.60
b	0.32	0.42	0.52
b1	0.36	0.48	0.56
c	0.35	-	0.44
D	4.39	4.50	4.60
D1	1.55 REF		
D2	1.63 REF		
E	3.9	4.20	4.40
E1	2.30	2.45	2.60
E2	2.75 REF		
e	1.50 BSC		
L	0.78	1.00	1.20