
High Efficiency 3A Boost DC/DC Convertor

General Description

The LP6235 is a 1.2MHz PWM boost switching designed for constant-voltage regulator applications. The LP6235 output voltage up to 5.5V. The LP6235 implements a constant frequency 1.2MHz PWM control scheme. The high frequency PWM operation also saves board space by reducing external component sizes. The LP6235 features automatic shifting to pulse frequency modulation mode at light loads. Highly integration and internal compensation network minimizes as 7 external component counts. Optimized operation frequency can requirement of small LC filters value and low operation current with high efficiency.

The LP6235 includes under-voltage lockout, current limiting, and thermal overload protection to prevent damage in the event of an output overload. The LP6235 is available in a small SOT23-6 package.

Order Information




Applications

- Battery products
- **Host Products**
- Panel

Features

- Up to 94% efficiency
- Shut-down current:<1uA
- Output voltage Up to 5.5V
- Internal Compensation, Soft-start
- 1.2MHz fixed frequency switching
- High switch on current:3A
- Available in SOT23-6 Package

Typical Application Circuit



Marking Information

Device	Marking	Package	Shipping
LP6235B6F	LPS	SOT23-6	3K/REEL
	5QYWX		

Marking indication:


Y:Production year W:Production period X:Production batch

LP6235-05 Aug.-2019 Email: marketing@lowpowersemi.com

Functional Pin Description

Pack	rage Type	Pin Configurations		
SOT23-6		6 5 4 LP6235 1 2 3		
Pin	Name	Description		
1	SW	switching pin.		
2	GND	Ground.		
3	FB	Regulation Feedback Input. Connect to an external resistive voltage divider from the output to FB to set the output voltage.		
4 EN		Regulator ON/OFF Control Input. A logic high input(V _{EN} >1.4V) turns on the regulator. A		
		logic low input(V _{EN} <0.4V) puts the LP6235 into low current shutdown mode.		
5	VIN	Power Supply pin.		
6	ISET	This pin sets input current limit: I _{out_LIMIT} =100A/R ₃ (K)		

Function Diagram



LP6235-05 Page 2 of 6 Aug.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com

Preliminary Datasheet

LP6235

Absolute Maximum Ratings Note 1

\diamond	Input to GND	0.3V to 6V
	Other Pin Voltage to GND	6V
	Maximum Junction Temperature	150°C
	Operating Ambient Temperature Range (T _A)	40°C to 85°C
	Maximum Soldering Temperature (at leads, 10 sec)	260°C

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Information

- $\label{eq:power_power_power} \Leftrightarrow \quad \text{Maximum Power Dissipation (P_D,T_A=$25°C)} \quad ------ \quad 0.45W$
- ♦ Thermal Resistance (J_A) ------ 250°C/W

ESD Susceptibility

- ♦ HBM(Human Body Mode) ------ 2KV
- ♦ MM(Machine Mode) ------ 200V

LOWPOWERSEMI (EV.)

Electrical Characteristics

 $(V_{IN}=3.3V, V_{OUT}=5V, C_{IN}=22uF, C_{OUT}=22uF, L_1=4.7uH, R_1=110K, R_2=15K)$

	O W GI U GIIII D IVA II	7/45 1 7	3 - 63		
Parameter	Condition	Min	Тур	Max	Units
Supply Voltage		2.5		5.5	V
Output Voltage Range		2.5		5.5	V
Supply Current(Shutdown)	V _{EN} =0V		0.05	1	μΑ
Supply Current			0.19		mA
Feedback Voltage			0.6		V
Feedback Input Current	V _{FB} =0.7V		50		nA
Switching Frequency			1		MHz
Maximum Duty Cycle		80	90	95	%
EN Input Low Voltage				0.4	V
EN Input High Voltage		1.4			V
Switch MOSFET Current Limit			3		Α
High-side On Resistance			220	300	mΩ

LP6235-05 Aug.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 3 of 6

Operation Information

The LP6235 uses a fixend frequency, peak current mode boost regulator architecture to regulate voltage at the feedback pin. At the start of each oscillator cycle the MOSFET is turned on through the control circuitry. To prevent sub-harmonic oscillations at duty cycles greater than 50 percent, a stabilizing ramp is added to the output of the current sense amplifier and the result is fed into the negative input of the PWM comparator. When this voltage equals The output voltage of the error amplifier the power MOSFET is turned off. The voltage at the output of the error amplifier is an amplified version of the difference between the 0.6V bandgap reference voltage and the feedback voltage. In this way the peak current level keeps the output in regulation. If the feedback voltage starts to drop, the output of the error amplifier increases. These results in more current to flow through the power MOSFET, thus increasing the power delivered to the output. TheLP6235 has internal soft start to limit the amount of input current at startup and to also limit the amount of overshoot on the output.

Setting the Output Voltage

Set the output voltage by selecting the resistive voltage divider ratio. The voltage divider drops the output voltage to the 0.6V feedback voltage. Use a 100K resistor for R_2 of the voltage divider. Determine the high-side resistor R_1 by the equation:

$$V_{OUT} = (R_1 / R_2 + 1) \times V_{EB}$$

Current Limitation

The internal power-MOS switch current is monitored cycle-by-cycle and is limited to the value not exceed 3A(Typ.). When the switch current reaches the limited value, the internal power-MOS is turned off immediately until the next cycle. Keep traces at this pin as short as possible. Do not put capacitance at this pin.

Inductor Selection

For a better efficiency in high switching frequency converter, the inductor selection has to use a proper core material such as ferrite core to reduce the core loss and choose low ESR wire to reduce copper loss. The most important point is to prevent the core saturated when handling the maximum peak current. Using a shielded inductor can minimize radiated noise in sensitive applications. The maximum peak inductor current is the maximum input current plus the half of inductor ripple current. The calculated peak current has to be smaller than the current limitation in the electrical characteristics. A typical setting of the inductor ripple current is 20% to 40% of the maximum input current. If the selection is 40%, the maximum peak inductor current is

$$\begin{split} I_{PEAK} &= I_{IN(MAX)} + \frac{1}{2}I_{RIPPLE} = 1.2 \times I_{IN(MAX)} \\ &= 1.2 \times \left\lceil \frac{I_{OUT(MAX)} \times V_{OUT}}{\eta \times V_{IN(MIN)}} \right\rceil \end{split}$$

The minimum inductance value is derived from the following equation:

$$L = \frac{\eta \times V_{IN(MIN)}^2 \times \left[V_{OUT} - V_{IN(MIN)}\right]}{0.4 \times I_{OUT(MAX)} \times V_{OUT}^2 \times f_{OSC}}$$

Depending on the application, the recommended inductor value is between $2.2\mu H$ to $10\mu H$.

LP6235-05 Aug.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 4 of 6

Preliminary Datasheet

LP6235

Current limit program

A resistor between ISET and GND pin programs peak output current. Keep traces at this pin as short as possible. Do not put capacitance at this pin. To set the over current trip point according to the following equation:

$$I_{out_LIMIT}$$
=100A/R3(K)

Diode Selection

To achieve high efficiency, Schottky diode is good choice for low forward drop voltage and fast switching time. The output diode rating should be able to handle the maximum output voltage, average power dissipation and the pulsating diode peak current.

Input Capacitor Selection

For better input bypassing, low-ESR ceramic capacitors are recommended for performance. A 22µF input capacitor is sufficient for most applications. For a lower output power requirement application, this value can be decreased.

Output Capacitor Selection

For lower output voltage ripple, low-ESR ceramic are recommended. The tantalum capacitors can be used as well, but the ESR is bigger than ceramic capacitor. The output voltage ripple consists of two components: one is the pulsating output ripple current flows through the ESR, and the other is the capacitive ripple caused by charging and discharging.

$$\begin{aligned} V_{RIPPLE} &= V_{RIPPLE_ESR} + V_{RIPPLE_C} \\ &\cong I_{PEAK} \times R_{ESR} + \frac{I_{PEAK}}{C_{OUT}} \bigg(\frac{V_{OUT} - V_{IN}}{V_{OUT} \times f_{OSC}} \bigg) \end{aligned}$$

Lavout Guideline

For high frequency switching power supplies, the PCB layout is important step in system application design. In order to let IC achieve good regulation, high efficiency and stability, it is strongly recommended the power components should be placed as close as possible. The set races should be wide and short. The feedback pin and then works of feedback and compensation should keep away from the power loops, and be shielded with a ground trace or plane to prevent noise coupling.


LP6235-05

Aug.-2019

Email: marketing@lowpowersemi.com



Packaging Information



SYMBOLS	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
Α	-	1.45	-	0.057		
A1	0.00	0.15	0.000	0.006		
b	0.30	0.50	0.012	0.020		
D	2.90		0.114			
E1	.1	1.60		0.063		
е	0.95		0.037			
E	2.60	3.00	0.102	0.118		
L	0.3	0.60	0.012	0.024		

LP6235-05 Aug.-2019 Email: <u>marketing@lowpowersemi.com</u> <u>www.lowpowersemi.com</u> Page 6 of 6