


Features

- **Input Supply Voltage Range**
 - VGH1/VGH2: 16V to 40V
 - VGL1/VGL2: -18V to -3.0V
 - VGH1/2 – VGL1/2 : MAX. to 55V
- 14 Channel Level Shifter
- High Output Slew Rate to Drive Up to 4.7nF Load
- 55V Maximum Input for VGH - VGL
- Phase Options: 4-Phase, 6-Phase or 8-Phase
- Selectable 1-line/ 2-line mode
- Over Current Protection
- VGH Input Under Voltage Lockout
- Over Temperature Protection
- RoHS Compliant and 100% Lead(Pb)-Free
- Compact Package: QFN4×5-28

Applications

- LCD Panels Using GIP / GOA / ASG Technology

Order Information




General Description

The LP6295A is a 14-CH high voltage level shifter for TV and monitor LCD applications. It converts logic level signals from Timing Control (TCON) to high level signals used by the LCD panel. It provides 14 outputs (CLK1~CLK8, STV_O, LC1, LC2, ENR_O, ENL_O, and VSS). The outputs can drive capacitive loads up to 4.7nF.

The LP6295A has a reset function. Once VDET1 reaches reset level, output channels will be pulled to VGH1 and VGH2. the LP6295A also has an OCP function. Once the current level reaches fault conditions, output channels will be Hi-Z.


Typical Application Circuit



Device Information

Part Number	Top Marking	Moisture Sensitivity Level	Package	Shipping
LP6295AQVF	LPS LP6295A YWXXX	MSL3	QFN4X5-28	3K/REEL
Marking indication: Y: Year code. W: Week code. X: Batch numbers. XX: Serial Numbers.				

Pin Diagram



Pin Description

Pin#	Name	Description
1	VGH2	Positive Power Supply for ENR_O, LC1 and LC2. Decouple this pin to GND with a 1 μ F to 10 μ F Ceramic Capacitor.
2	VGH1	Positive Power Supply for STV_O, CLK1 to CLK8, VSS and ENL_O. Decouple this pin to GND with a 1 μ F to 10 μ F Ceramic Capacitor.
3	SET2	Level Shift Output for 1-line/2-line Mode Selection High: 2-line Mode Floating/Low: 1-line Mode
4	GND	Ground pin.
5	ENR_IN	Level Shift Input for ENR_O
6	VDET1	Level Shift Input Discharge Sensing Voltage. When VDET1 from High to Low. All Output Channels Pull High to VGH1 or VGH2.
7	SET1	Level Shift Input for Clock Mode Selection. High: 8 CLK outputs Floating: 4 CLK outputs Low: 6 CLK outputs
8	STV_IN	Level Shift Input for Start Pulse.
9	CPV1	Level Shift Input for CLKx Start. CLKx Rising Depends on CPV1 Falling Edge.
10	CPV2	Level Shift Input for CLKx End. CLKx Falling Depends on CPV2 Falling Edge.
11	LC_IN	Level Shifter Input for LC1 and LC2.
12	ENL_IN	Level Shifter Input for ENL_O.
13	STV_O	Level Shift Output for Start Pulse. Synchronized with STV_IN
14	CLK1	Level Shift Output.
15	CLK2	Level Shift Output.
16	CLK3	Level Shift Output.
17	CLK4	Level Shift Output.
18	CLK5	Level Shift Output.
19	CLK6	Level Shift Output.
20	CLK7	Level Shift Output.
21	CLK8	Level Shift Output.
22	ENL_O	Level Shifter Output for ENL_IN Clock.
23	VSS	Level Shifter High Voltage Output for Discharging.
24	ENR_O	Level Shifter Output for ENR_IN Clock.
25	LC2	Level Shifter Output LC2 is Asynchronous with LC_IN.
26	LC1	Level Shifter Output LC1 is Synchronous with LC_IN.
27	VGL1	Negative Power Supply.
28	VGL2	Negative Power Supply. VGL2 is always higher than VGL1.
29	EPAD	GND

Absolute Maximum Ratings (Note1)

VGH1, VGH2 to GND	-----	-0.3V to +45V
VGL1, VGL2 Voltage to GND	-----	-20V to +0.3V
VGH1/VGH2 to VGL1/VGL2	-----	-0.3V to +57V
STV_IN, CPV1, CPV2, ENR_IN, ENL_IN to GND	-----	-0.3V to +6V
VDET1 to GND	-----	+0.3V to +6V
STV_O, CLKx, ENR_O, ENL_O, VSS, LC1, LC2 to GND	-----	(-0.3V+VGL) to VGH1/VGH2

Note1: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Ratings (Note2)

HBM (Human Body Model)	-----	2KV
MM (Machine Model)	-----	200V
CDM (Charge Discharge Model)	-----	500V

Note2: Devices are ESD sensitive. Handling precaution is recommended.

Thermal Information

Junction Temperature (TJ)	-----	150°C
Operating Junction Temperature Range (TJ)	-----	-40°C to 150°C
Ambient Temperature Range	-----	-40°C to 85°C
Storage Temperature Range	-----	-65°C to 150°C
Maximum Soldering Temperature (at leads, 10 sec)	-----	260°C
θ_{JA} (Junction-to-Ambient Thermal Resistance)	-----	30.6°C/W

Note 1. JA is measured in the natural convection at TA = 25°C on a high effective thermal conductivity test board of JEDEC 51-7 thermal measurement standard.

Electrical Characteristics

(VGH1/2 = 30V, VGL1/VGL2 = -10V, GND= 0V, VDET1=3.3V TA= 25°C)

The device is not guaranteed to function outside its operating conditions. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL						
V _{GH1} , V _{GH2}	VGH1, VGH2 Input Voltage Range		16	---	40	V
V _{GL1} , V _{GL2}	VGL, VGL2 Input Voltage Range		-18	---	-3	V
V _{GH1/2} - V _{GL1/2}	Voltage difference between VGH1/2 & VGL1/2		---	---	55	V
I _{VGH}	VGH1+VGH2 Quiescent Current	VGH1=VGH2=30V VGL1=VGL2=-15V Channels pull to VGL1/2	200	300	500	μA
I _{VGL} /I _{VSS}	VGL+VSS Quiescent Current	VGH1=VGH2=30V VGL1=VGL2=-15V Channels pull to VGL1/2		50	100	μA
V _{UVLO(H)}	VGH2 Under Voltage Lockout Threshold	VGH2 Rising	15.0	15.5	16.0	V
V _{UVLO(L)}	VGH2 Under Voltage Lockout Threshold	VGH2 Falling	4.0	5.0	6.0	V
V _{DETL}	VDET1 Threshold Voltage	VDET Falling	0.85	0.95	1.05	V
V _{DETH}	VDET1 Threshold Voltage	VDET Rising	1.10	1.20	1.30	V
T _{SD}	Thermal Shutdown Temperature	Rising, Hys.=30°C	---	150	---	°C
T _{HYS}	Thermal Shutdown Hysteresis		---	30	---	°C
INPUT SIGNALS (STV_IN, CPV1/2, SET2, LC_IN, ENR_IN, ENL_IN)						
V _{IH}	STV_IN, CPV1, CPV2, LC, ENR_IN, SET2, ENL_IN Input Voltage		1.4	---	---	V
V _{IL}			---	---	0.6	V
R _{PULL.DOWN}	Internal Pull Down Resistor		300	400	500	KΩ
F _{CPV1} , F _{CPV2}	CPV1, CPV2 Maximum Input Operating Frequency		500	---	---	KHz
T _{CPV1} , T _{CPV2}	CPV1, CPV2 Minimum Pulse Width		300	---	---	ns
INPUT SIGNALS (SET1)						
V _{IH.SET1}	SET1 High Level Voltage Threshold		1.08	1.20	1.32	V
V _{IL.SET1}	SET1 Low Level Voltage Threshold		0.72	0.80	0.88	V
V _{SET1_F}	SET1 Floating Voltage	VGH1=VGH2=30V VGL1=VGL2=-10V	0.88	0.98	1.08	V

Electrical Characteristics

(VGH1/2 = 30V, VGL1/VGL2 = -10V, GND= 0V, VDET1=3.3V TA= 25°C)

The device is not guaranteed to function outside its operating conditions. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Level Shifter Output (CLK1 to CLK8)						
R _{DS(ON),HS}	High-Side Output Resistance	I _{out} =10mA	---	10	20	Ω
R _{DS(ON),LS}	Low-Side Output Resistance	I _{out} =-10mA	---	6	10	Ω
	Output Voltage Rising Time	RL=51Ω,CL=4.7nF 20% to 80%	---	500		V/uS
	Output Voltage Falling Time	RL=51Ω,CL=4.7nF 80% to 20%	---	500		V/uS
T _{PR}	Rising Edge Propagation Delay	RL=51Ω,CL=4.7nF	---	100	200	ns
T _{PF}	Falling Edge Propagation Delay	RL=51Ω,CL=4.7nF	---	100	200	ns
V _{SL}	Output Voltage Swing Low	I _{out} =-10mA	VGL	VGL +0.1	VGL +0.3	V
V _{SH}	Output Voltage Swing High	I _{out} =10mA	VGH -0.3	VGH -0.1	VGH	V
Level Shifter Output (STV_O, ENR_O, ENL_O, LC1/LC2, VSS)						
R _{DS(ON),HS}	High-Side Output Resistance	I _{out} =10mA	---	10	20	Ω
R _{DS(ON),LS}	Low-Side Output Resistance	I _{out} =-10mA	---	6	10	Ω
	Output Voltage Rising Time	RL=51Ω,CL=4.7nF 20% to 80%	---	300		V/uS
	Output Voltage Falling Time	RL=51Ω,CL=4.7nF 80% to 20%	---	300		V/uS
	VSS Rising Time	RL=51Ω,CL=4.7nF 80% to 20%			1	uS
	XAO Function rising edge propagation	VDET1 trigger to VSS rising 10%		0.5	1	uS
T _{PR}	Rising Edge Propagation Delay	RL=51Ω,CL=4.7nF	---	100	200	ns
T _{PF}	Falling Edge Propagation Delay	RL=51Ω,CL=4.7nF	---	100	200	ns
V _{SL}	Output Voltage Swing Low	I _{out} =-10mA	VGL	VGL +0.1	VGL +0.3	V
V _{SH}	Output Voltage Swing High	I _{out} =10mA	VGH -0.3	VGH -0.1	VGH	V



Electrical Characteristics

(VGH1/2 = 30V, VGL1/VGL2 = -10V, GND= 0V, VDET1=3.3V TA= 25°C)


The device is not guaranteed to function outside its operating conditions. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Over Current Protection(CLK1 to CLK8)						
	OCP Level (P-MOSFET)		80	100	120	mA
	OCP Level (N-MOSFET)		80	100	120	mA
T _{OCP,DET}	High-Side Delay Time		8			uS
T _{OCP,DET}	Low-Side Delay Time		8			μS
Over Current Protection (STV_O,ENR_O,ENL_O)						
	OCP Level (P-MOSFET)		80	100	120	mA
	OCP Level (N-MOSFET)		80	100	120	mA
T _{OCP,DET}	High-Side Delay Time		15			uS
T _{OCP,DET}	Low-Side Delay Time		15			μS
Over Current Protection (LC1,LC2,VSS)						
	OCP Level (P-MOSFET)		80	100	120	mA
	OCP Level (N-MOSFET)		80	100	120	mA
T _{OCP,DET}	High-Side Delay Time		15			uS
T _{OCP,DET}	Low-Side Delay Time		15			μS

Note : Rising/Falling time measure point is before RC



Typical Application Circuit



Timing Diagram

Power On/Off Sequence




Figure 1 SET1=High:8CLK output; SET2=Low or Floating:1-line Mode

SET1




Figure 2 SET1 Function

SET2




Figure 3 SET2 Function

Level Shift Logic Function Control (Timing Setting)




Figure 4 SET1=High Level(8 phase); SET2=Low or Floating(1 line)




Figure 5 SET1=Low Level(6 phase); SET2=Low or Floating(1 line)

Level Shift Logic Function Control (Timing Setting)




Figure 6 SET1=Floating Level(4 phase); SET2=Low or Floating(1 line)

PIN NAME	STATUS	FUNCTION
SET1	High level	8 Phase CLK Output
	Low level	6 Phase CLK Output
	Floating	4 Phase CLK Output

Level Shift Logic Function Control (Timing Setting)




Figure 7 SET1=High Level(8 phase); SET2=Low or Floating(1 line)




Figure 8 SET1=High Level(8 phase); SET2=High Level(2 line)

PIN NAME	STATUS	FUNCTION
SET2	High level	2-line Mode
	Low level/Floating	1-line Mode

Power on logic Table:

Case	Power Input			Logic Input				Level Shifter Output				
	VDET1	VGH2	VGL1/2	STV_IN	CPV1 CPV2	ENR_IN ENL_IN	LC_IN	STV_O	CLK1~8	ENR_O ENL_O	LC1/LC2	VSS
1	>VDET 1(R)	>UVLO (R)	Don't Care	w/ Signal	w/ Signal	w/ Signal	w/ Signal	Normal Operation	Normal Operation	Normal Operation	Normal Operation	VGL2
2	>VDET 1(R)	>UVLO (R)	Don't Care	w/ Signal	w/ Signal	w/ Signal	w/o Signal	Normal Operation	Normal Operation	Normal Operation	LC1=VGL1 LC2=VGH2	VGL2
3	>VDET 1(R)	>UVLO (R)	Don't Care	w/ Signal	w/ Signal	w/o Signal	w/ Signal	Normal Operation	Normal Operation	VGL1	Normal Operation	VGL2
4	>VDET 1(R)	>UVLO (R)	Don't Care	w/ Signal	w/o Signal	w/ Signal	w/ Signal	Normal Operation	VGL1	Normal Operation	Normal Operation	VGL2
5	>VDET 1(R)	>UVLO (R)	Don't Care	w/o Signal	w/ or w/o Signal	w/ Signal	w/ Signal	VGL1	VGL1	Normal Operation	Normal Operation	VGL2
6	>VDET 1(R)	>UVLO (R)	Don't Care	w/ Signal	w/o Signal	w/o Signal	w/ Signal	Normal Operation	VGL1	VGL1	Normal Operation	VGL2
7	>VDET 1(R)	>UVLO (R)	Don't Care	w/o Signal	w/o Signal	w/o Signal	w/o Signal	VGL1	VGL1	VGL1	LC1=VGL1 LC2=VGH2	VGL2
8	<VDET 1(R)	>UVLO (R)	Don't Care	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	VGL1	VGL1	VGL1	VGH2	VGL2
9	>VDET 1(R)	<UVLO (R)	Don't Care	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	VGL1	VGL1	VGL1	VGL1	VGL2
10	<VDET 1(R)	<UVLO (R)	Don't Care	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	VGL1	VGL1	VGL1	VGL1	VGL2

Power off logic Table:

Case	Power Input			Logic Input				Level Shifter Output				
	VDET1	VGH2	VGL	STV_IN	CPV1 CPV2	ENR_IN ENL_IN	LC_IN	STV_O	CLK1~8	ENR_O ENL_O	LC1/LC2	VSS
	<VDET 1(F)	>UVLO (F)	Don't Care	w/ Signal	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	VGH1	VGH1	VGH2 VGH1	VGH2	VGH1
1	<VDET 1(F)	>UVLO (F)	Don't Care	w/o Signal	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	VGL1	VGL1	VGL1	LC1=VGL1 LC2=VGH2	VGL2
2	<VDET 1(F)	<UVLO (F)	Don't Care	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	VGL1	VGL1	VGL1	VGL1	VGL2
3	>VDET 1(F)	<UVLO (F)	Don't Care	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	w/ or w/o Signal	VGL1	VGL1	VGL1	VGL1	VGL2

PCB Layout Guidelines

PCB layout is very important for designing power converter circuits. The following layout guidelines should be strictly followed for best performance of the LP6295A. Place the power components as close to the IC as possible. The VGL1/VGL2 VGH1/VGH2 input Capacitor should be closed the chip The traces should be wide and short, especially for the high current loop. The exposed pad of the chip should be connected to a large PCB plane for maximum thermal consideration.






Figure 9 PCB Layout Guide

Minimum Footprint PCB Layout Section



Packaging Information

QFN4X5-28



Symbol	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.0276	0.0295	0.0315
A1	0.00	---	0.05	0.0000	---	0.0020
A2	0.20 REF			0.0079 REF		
D	3.90	4.00	4.10	0.1535	0.1575	0.1614
E	4.90	5.00	5.10	0.1929	0.1969	0.2008
D1	2.60	2.65	2.70	0.1024	0.1043	0.1063
E1	3.60	3.65	3.70	0.1417	0.1437	0.1457
b	0.20	0.25	0.30	0.0079	0.0098	0.0118
e	0.5 BSC			0.0197 BSC		
L	0.35	0.40	0.45	0.0138	0.0157	0.0177

Classification of IR Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat/Soak Temperature Min(T_{SMIN}) Temperature Max(T_{SMAX}) Time(T_S) from (T_{SMIN} to T_{SMAX})	100°C 150°C 60~120 seconds	150°C 200°C 60~120 seconds
Ramp-up rate (T_L to T_P)	3°C/second max	3°C/second max
Liquidous temperature(T_L) Time(t_L) maintained above T_L	183°C 60~150 seconds	217°C 60~150 seconds
Peak package body temperature (T_P)	For users T_P must not exceed the Classification temp in Table 1. For suppliers T_P must equal or exceed the Classification temp in Table 1.	For users T_P must not exceed the Classification temp in Table 2. For suppliers T_P must equal or exceed the Classification temp in Table 2.
Time(t_P)* within 5 °C of the specified classification temperature(T_C), see Figure 1	20* seconds	30* seconds
Ramp-down rate (T_P to T_L)	6°C/second max	6°C/second max
Time 25°C to peak temperature	6 minutes max	8 minutes max
* Tolerance for peak profile temperature (T_P) is defined as a supplier minimum and a user maximum.		

Table 1 Sn-Pb Eutectic Process - Classification Temperatures (T_C)

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5mm	235°C	220°C
≥2.5mm	220°C	220°C

Table 2 Pb-Free Process - Classification Temperatures (T_C)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350~2000	Volume mm ³ ≥350
<1.6mm	260°C	260°C	260°C
1.6mm~2.5mm	260°C	250°C	245°C
>2.5mm	250°C	245°C	245°C




Figure1 Classification Profile (Not to scale)

Products conform to “JEDEC J-STD-020C” standards;

Products shipped conform to “Rohs” standards;

Moisture Sensitivity Level : MSL3 (CONDITION : $\leq 30\text{ }^{\circ}\text{C}/60\%\text{RH}$, Time control:168 hours) ;



Revision History

Revision	Date	Change Description
Rev 0.1p0	09/02/2024	Product Brief
Rev 0.2px	10/15/2024	Fixed some descriptive errors
Rev 0.3p20	03/18/2025	Add the version history page

Confidential